Guest Editorial Special Section on Real-Time and (Networked) Embedded Systems III

MBEDDED systems are increasingly taking advantage of the opportunities afforded by ubiquitous connectivity and networks to offer new and original functions and solutions. Together with the hard real-time constraints often associated with these applications, the design of embedded systems requires the development of efficient platforms supported by innovative technologies methodologies and algorithms.

This Special Section presents some of the latest developments in the area of real-time and networked embedded systems, covering a broad spectra stretching from software worst-case execution-time analysis, to predictable software synchronization, to frame scheduling on wireless sensor networks, and finally to the design and implementation of a time-critical control system over real-time Ethernet.

The first paper "Transparent Synchronization Protocols for Compositional Real-Time Systems" presents an implementation of three synchronization protocols based on the stack resource policy (SRP) to support resource sharing in two-level hierarchical scheduling frameworks. The protocols (HSRP, SIRAP, and BROE) are implemented on the widely used real-time kernel uC/OS-II, and provide transparent interfaces that allow programmers to select a protocol during integration time, for which the authors present guidelines based on the estimates of the implementation overheads. Finally, the authors discuss the impact of unknown task-arrival times on the efficiency of the implementation.

The second paper "Multichannel Superframe Scheduling for IEEE 802.15.4 Industrial Wireless Sensor Networks" investigates the problem of beacon collisions in industrial wireless sensor networks in terms of the reliability of cluster-tree networks, and proposes a Multichannel Superframe Scheduling algorithm that avoids the collisions by scheduling superframes over different radio channels. The technique preserves the connectivity, while the results of the simulations show an increase of schedulable clusters. The improvement in performance is also estimated quantitatively using analytical techniques. The algorithm was implemented on TinyOS.

The third paper "Design and Implementation of a Delay-Guaranteed Motor Drive for Precision Motion Control" addresses the problem of designing multi-axis motions control systems. The authors develop a delay-guaranteed motor drive which provides probabilistic guarantees on processing delays, on top of real-time Ethernet, which gives deterministic guarantees on message communication delays. The objective in the paper is to minimize the periods of tasks in each drive using stochastic analysis, giving a minimum possible host cycle time. The experiments show the reduction in cycle time, and the distribution of the actuation deviation, for various requirements on the deadline miss probabilities of the tasks.

The fourth paper "Fast, Interactive Worst-Case Execution Time Analysis with Back-Annotation" presents an interactive approach for analysis of software worst-case execution time (WCET), where the user gets fast feedback on WCET through the usage of back-annotation techniques. The authors present a tool suite implementing this approach with back-annotation for analyzing real-time java

programs, combining a timing predictable target architecture with some restrictions on the software. A comparative evaluation of various techniques to perform the WCET analysis in this context is provided. To be specific, it is shown that performing WCET calculations using a tree-based method rather than the more traditional IPET method relying on integer linear programming (ILP) performs better. A well-known benchmark is used for the experiments.

This Special Section is initiated as a result of the IEEE ETFA Conference 2010. We would like to thank all the authors who have submitted papers to the Special Section, we are truly grateful for the efforts and patience of the reviewers whose expertise guarantees the outstanding quality of the journal issue.

THOMAS NOLTE, Guest Editor MRTC/Mälardalen University Västerås, SE-72123, Sweden thomas.nolte@mdh.se

ROBERTO PASSERONE, Guest Editor DISI/University of Trento Trento, 38100, Italy roberto.passerone@unitn.it



Thomas Nolte (M'06–SM'11) is a Professor of Computer Science at the Mälardalen Real-Time Research Centre (MRTC), Mälardalen University, Västerås, Sweden. In 2010, he was awarded Future Research Leader by the Swedish Foundation for Strategic Research (SSF). He has published more than 100 papers in peer-reviewed journals and conferences. His research interests include predictable execution of embedded systems, design, modeling and analysis of real-time systems, multicore systems, and distributed embedded real-time systems.

Prof. Nolte's services to the research community include: Board Member of the *Journal of Systems Architecture*; Guest Editor for the TRANSACTIONS ON INDUSTRIAL INFORMATICS; General Chair of the SIES Conference; Program Chair (PC) of the ETFA, SIES, and WFCS Conferences; PC-member of more than 50 program committees, including all top events in real-time systems: RTSS, ECRTS, RTAS and RTCSA, and factory automation: ETFA and WFCS.



Roberto Passerone (M'97) received the Laurea degree in electrical engineering from the Politecnico di Torino, Torino, Italy, in 1994, and the M.S. and Ph.D. degrees in electrical engineering and computer sciences from the University of California, Berkeley, in 1997 and 2004, respectively.

From 1998 to 2005, he was a Research Scientist with Cadence Design Systems, Berkeley. Since 2006, he has been with the Dipartimento di Ingegneria e Scienza dell'Informazione, University of Trento, Trento, Italy. His research interests include

system level design methodologies, the design of embedded systems and formal methods.

Dr. Passerone serves as a Guest Editor for the IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS. He was Track Co-Chair for several editions of the IEEE ETFA Conference, and has served as General Chair and Program Chair for the IEEE SIES Conferences in 2009, 2010, and 2011.

Digital Object Identifier 10.1109/TII.2012.2185935