

The Kernel

Real Time Operating Systems and Middleware

Luca Abeni

luca.abeni@unitn.it

Real-Time Operating Systems

- Real-Time operating system (RTOS): OS providing support to Real-Time applications
- Real-Time application: the correctness depends not only on the output values, but also on the time when such values are produced
- Operating System:
 - Set of computer programs
 - Interface between applications and hardware
 - Control the execution of application programs
 - Manage the hardware and software resources

Different Visions of an OS

- An OS manages resources to provide services...
- ...hence, it can be seen as:
 - A Service Provider for user programs
 - Exports a programming interface...
 - A Resource Manager
 - Implements schedulers...

Operating System Services

- Services (Kernel Space):
 - Process Synchronisation, Inter-Process Communication (IPC)
 - Process / Thread Scheduling
 - I / O
 - Virtual Memory

RT-POSIX API?

Task Scheduling

- *Kernel*: core part of the OS, allowing multiple tasks to run on the same CPU
 - Task set \mathcal{T} composed by N tasks running on M CPUs ($M < N$)
 - All tasks τ_i have the illusion to run in parallel
 - Temporal multiplexing between tasks
- Two core components:
 - *Scheduler*: decides which task to execute
 - *Dispatcher*: actually switches the CPU context (context switch)

Synchronization and IPC

- The kernel must also provide a mechanism for allowing tasks to communicate and synchronize
- Two possible programming paradigms:
 - Shared memory (threads)
 - Message passing (processes)

Programming Paradigms

- Shared memory (threads)
 - The kernel must provide mutexes + condition variables
 - Real-time resource sharing protocols (PI, HLP, NPP, ...) must be implemented
- Message passing (processes)
 - Interaction models: pipeline, client / server, ...
 - The kernel must provide some IPC mechanism: pipes, message queues, mailboxes, RPC, ...
 - Some real-time protocols can still be used

Real-Time Scheduling in Practice

- An adequate scheduling of system resources removes the need for over-engineering the system, and is necessary for providing a predictable QoS
- Algorithm + Implementation = Scheduling
- RT theory provides us with good algorithms...
- ...But which are the prerequisites for correctly implementing them?

Theoretical and Actual Scheduling

- Scheduler, IPC subsystem, ... → must respect the theoretical model
 - Scheduling is simple: fixed priorities
 - IPC, HLP, or NPP are simple too...
 - But what about (for example) timers?
- Problem:
 - Is the scheduler able to select a high-priority task as soon as it is ready?
 - And the dispatcher?


Periodic Task Example

- Consider a periodic task


```
/* ... */  
while(1) {  
    /* Job body */  
    clock_nanosleep(CLOCK_REALTIME,  
                   TIMER_ABSTIME, &r, NULL);  
    timespec_add_us(&r, period);  
}
```

- The task expects to be executed at time r
($= r_0 + jT$)...
- ...But is sometimes delayed to $r_0 + jT + \delta$

Example - Theoretical Schedule



Example - Actual Schedule




- What happens if the 2nd job of τ_1 arrives a little bit later???
- The 2nd job of τ_2 misses a deadline!!!

Kernel Latency

- The delay δ in scheduling a task is due to *kernel latency*
- Kernel latency can be modelled as a blocking time
 - $\sum_{k=1}^N \frac{C_k}{T_k} \leq U_{lub} \rightarrow \forall i, 1 \leq i \leq n, \sum_{k=1}^{i-1} \frac{C_k}{T_k} + \frac{C_i + \delta}{T_i} \leq U_{lub}$
 - $R_i = C_i + \sum_{h=1}^{i-1} \left\lceil \frac{R_i}{T_h} \right\rceil C_h \rightarrow R_i = C_i + \delta + \sum_{h=1}^{i-1} \left\lceil \frac{R_i}{T_h} \right\rceil C_h$
 - $\exists 0 \leq t \leq D_i : W_i(0, t) = C_i + \sum_{h=1}^{i-1} \left\lceil \frac{t}{T_h} \right\rceil C_h \leq t \rightarrow$
 $\exists 0 \leq t \leq D_i : W_i(0, t) = C_i + \sum_{h=1}^{i-1} \left\lceil \frac{t}{T_h} \right\rceil C_h \leq t - \delta$

Kernel Latency

- Scheduler → triggered by internal (IPC, signal, ...) or external (IRQ) events
- Time between the triggering event and dispatch:
 - Event generation
 - Event delivery (interrupts may be disabled)
 - Scheduler activation (nonpreemptable sections)
 - Scheduling time




Theoretical Model vs Real Schedule

- In real world, high priority tasks often suffer from blocking times coming from the OS (more precisely, from the kernel)
 - Why?
 - How?
 - What can we do?
- To answer the previous questions, we need to recall how the hardware and the OS work...


System Architecture

- System bus, interconnecting:
 - One or more CPU(s)
 - Memory (RAM)
 - I/O Devices
 - Secondary memory (disks, etc. . .)
 - Network cards
 - Graphic cards
 - Keyboard, mouse, etc



The CPU

- General-purpose registers
 - Can be accessed by all the programs
 - *data registers* or *address registers*
- Program Counter (PC) - AKA Instruction Pointer
- Stack Pointer (SP) register
- Flags register (AKA Program Status Word)
- Some “special” registers
 - Control how the CPU works, must be “protected”



The CPU - Protection

- Regular user programs should not be allowed to:
 - Influence the CPU mode of operation
 - Perform I/O operations
 - Reconfigure virtual memory
- ⇒ Need for “privileged” mode of execution
 - Regular registers vs “special” registers
 - Regular instructions vs privileged instructions
- User programs: low privilege level (*User Level*)
- The OS *kernel* runs in *Supervisor Mode*

An Example: Intel x86

- Real CPUs are more complex. Example: Intel x86
 - Few GP registers: EAX, EBX, ECX, EDX (accumulator registers - containing an 8bit part and a 16bit part), EBP, ESI, EDI
 - EAX: Main accumulator
 - EBX: Sometimes used as base for arrays
 - ECX: Sometimes used as counter
 - EBP: Stack base pointer (for subroutines calls)
 - ESI: Source Index
 - EDI: Destination Index

- Segmented memory architecture
 - Segment registers CS (code segment), DS (data segment), SS (stack segment), GS, FS
- Various modes of operation: RM, PM, VM86, x86-64, ...
 - Mainly due to backward compatibility

The Kernel

- Part of the OS which manages the hardware
- Runs with the CPU in *Supervisor Mode* (high privilege level)
 - Privilege level known as *Kernel Level* (KL) - execution in *Kernel Space*
 - Regular programs run in *User Space*
- Mechanisms for increasing the privilege level (from US to KS) **in a controlled way**
 - Interrupts (+ traps / hw exceptions)
 - Instructions causing a hardware exception

Interrupts and Hardware Exceptions


- Switch the CPU from User Level to Supervisor Mode
 - Enter the kernel
 - Can be used to implement *system calls*
- A partial Context Switch is performed
 - Flags and PC are pushed on the stack
 - If processor is executing at User Level, switch to Kernel Level, and eventually switch to a *kernel stack*
 - Execution jumps to a handler in the kernel → save the user registers for restoring them later

Back to User Space

- Return to low privilege level (execution returns to User Space) through a “return from interrupt” Assembly instruction (`IRET` on x86)
 - Pop flags and PC from the stack
 - Eventually switch back to user stack
- Return path for system calls and hardware interrupt handlers

Simplified CPU Execution


- To understand interrupts, consider simplified CPU execution first



- The CPU iteratively:
 - Fetch an instruction (address given by PC)
 - Increase the PC
 - Execute the instruction (might update the PC on jump...)


CPU Execution with Interrupts

- More realistic execution model



- Interrupt: cannot fire during the execution of an instruction
- Hardware exception: caused by the execution of an instruction
 - `trap`, `syscall`, `sc`, ...
 - I/O instructions at low privilege level, Page faults,

Processing Interrupts




- *Interrupt table* → addresses of the handlers
 - Interrupt n fires \Rightarrow after eventually switching to KS and pushing flags and PC on the stack
 - Read the address contained in the n^{th} entry of the interrupt table, and jump to it!

Interrupt Tables


- Implemented in hardware or in software
 - x86 → **Interrupt Description Table** composed by interrupt gates. The CPU automatically jumps to the n^{th} interrupt gate
 - Other CPUs jump to a fixed address → a software demultiplexer reads the interrupt table

Software Interrupt - System Call



1. Task τ_1 executes and invokes a system call
2. Execution passes from US to KS (change stack, push PC & flags, increase privilege level)
3. The invoked syscall executes. Maybe, it is blocking
4. τ_1 blocks \rightarrow back to US, and τ_2 is scheduled

Hardware Interrupt



1. While τ_2 is executing, a hardware interrupt fires
2. Execution passes from US to KS (change stack, push PC & flags, increase privilege level)
3. The proper **I**nterrupt **S**ervice **R**outine executes
4. The ISR can unblock $\tau_1 \rightarrow$ when execution returns to US, τ_1 is scheduled

Summing up...

- The execution flow enters the kernel for two reasons:
 - Reacting to events “coming from up” (syscalls)
 - Reacting to an event “coming from below” (an hardware interrupt from a device)
- The kernel executes in the context of the interrupted task

Blocking / Waking up Tasks...

- A system call can block the invoking task, or can unblock a different task
- An ISR can unblock a task
- If a task is blocked / unblocked, when returning to user space a context switch can happen

The scheduler is invoked
when returning from KS to US

Example: I/O Operation

- Consider a generic Input or Output to an external device (example: a PCI card)
 - Performed by the kernel
 - User programs must use a syscall
- The operation is performed in 3 phases
 1. **Setup**: prepare the device for the I/O operation
 2. **Wait**: wait for the end of the operation
 3. **Cleanup**: complete the operation
- Can be done using polling, PIO, DMA, ...

Polling

- User programs invoke the kernel; execution in kernel space until the operation is terminated
- The kernel cyclically reads (polls) an interface status register to check if the operation is terminated
- Busy-waiting in kernel space!
 - No user task can execute while waiting for the I/O operation...
 - The operation **must** be very short!
 - I/O operation == blocking time

Polling - 2

1. The user program raises a software input
2. Setup phase - in kernel: in case of input operation, nothing is done; in case of output operation, write a value to a card register
3. Wait - in kernel: cycle until a bit of the card status register becomes 1
4. Cleanup - in kernel: in case of input, read a value from a card register; in case of output, nothing is done. Eventually return to phase 1
5. IRET


Interrupt

- User programs invoke the kernel; execution returns to user space while waiting for the device
 - The task that invoked the syscall blocks!
- An interrupt will notify the kernel when the “wait” phase is terminated
 - The interrupt handler will take care of performing the I/O operation
 - Many, frequent, short interruptions of unrelated user-space tasks!!!

Interrupt - 2

1. The user program raises a software input
2. Setup phase - in kernel: instruct the device to raise an input when it is ready for I/O
3. Wait - return to user space: block the invoking task, and schedule a new one (IRET)
4. Cleanup - in kernel: the interrupt fires → enter kernel, and perform the I/O operation
5. Return to phase 2, or unblock the task if the operation is terminated (IRET)

Programmed I/O Mode




DMA / Bus Mastering

- User programs invoke the kernel; execution returns to user space while waiting for the device
 - The task that invoked the syscall blocks!
- I/O operations are not performed by the kernel on interrupt,
- Performed by a dedicated HW device
 - An interrupt is raised when the whole I/O operation is terminated

DMA / Bus Mastering - 2

1. The user program raises a software input
2. Setup phase - in kernel: instruct the DMA (or the Bus Mastering Device) to perform the I/O
3. Wait - return to user space: block the invoking task, and schedule a new one (IRET)
4. Cleanup - in kernel: the interrupt fires → the operation is terminated. Stop device and DMA
5. Unblock the task and invoke the scheduler (IRET)

DMA / Bus Mastering - 3



Example: Linux System Call

```
int close(int fd)
{
    long __res;

    __asm__ volatile ("int_$0x80"
        : "=a" (__res)
        : "0" (__NR_close), "b" ((long)(fd)));
    __syscall_return(type, __res);
}
```

- Don't be scared!
 - `__syscall_return()` is just converting a linux error code in `-1`, properly filling `errno`
- Linux uses a `_syscall1` macro to define it (see `asm/unistd.h`)

```
#define _syscall1(type, name, type1, arg1)
type name(type1 arg1) \
{ \
    ...
```

Kernel Side (arch/*/kernel/entry.S)

```
ENTRY(system_call)
pushl %eax # save orig_eax
SAVE_ALL
GET_THREAD_INFO(%ebp)
cmpl $(nr_syscalls), %eax
jae syscall_badsys
syscall_call:
call *sys_call_table(,%eax,4)
movl %eax,EAX(%esp) # store the return value
/* ... */
restore_all:
/* ... */
RESTORE_REGS
addl $4, %esp
1: iret
```

- `SAVE_ALL` pushes all the registers on the stack
- The syscall number is in the `eax` register (accumulator)
- After executing the syscall, the return value is in `eax`
→ must be put in the stack to pop it in `RESTORE_REGS`